• IEEE.org
  • IEEE CS Standards
  • Career Center
  • About Us
  • Subscribe to Newsletter

0

IEEE
CS Logo
  • MEMBERSHIP
  • CONFERENCES
  • PUBLICATIONS
  • EDUCATION & CAREER
  • VOLUNTEER
  • ABOUT
  • Join Us
CS Logo

0

IEEE Computer Society Logo
Sign up for our newsletter
IEEE COMPUTER SOCIETY
About UsBoard of GovernorsNewslettersPress RoomIEEE Support CenterContact Us
COMPUTING RESOURCES
Career CenterCourses & CertificationsWebinarsPodcastsTech NewsMembership
BUSINESS SOLUTIONS
Corporate PartnershipsConference Sponsorships & ExhibitsAdvertisingRecruitingDigital Library Institutional Subscriptions
DIGITAL LIBRARY
MagazinesJournalsConference ProceedingsVideo LibraryLibrarian Resources
COMMUNITY RESOURCES
GovernanceConference OrganizersAuthorsChaptersCommunities
POLICIES
PrivacyAccessibility StatementIEEE Nondiscrimination PolicyIEEE Ethics ReportingXML Sitemap

Copyright 2025 IEEE - All rights reserved. A public charity, IEEE is the world’s largest technical professional organization dedicated to advancing technology for the benefit of humanity.

  • Home
  • /Volunteering
  • /Awards
  • /Rau
  • Home
  • / ...
  • /Awards
  • /Rau

About B. Ramakrishna Rau

1951–2002

B. Ramakrishna RauB. Ramakrishna RauB. Ramakrishna (Bob) Rau was widely recognized as an expert in the field of VLIW (Very Long Instruction Word) computing, which is the basis of many of today's computer microarchitectures.

Dr. Rau was a senior research scientist at HP Labs, where he held the title of Hewlett-Packard Laboratories Scientist. He was also the manager of HP Labs' Compiler and Architecture Research (CAR) group.

On joining HP in 1989, Dr. Rau started HP Lab's research program in VLIW and instruction-level parallel (ILP) processing. This resulted in the development of the Explicitly Parallel Instruction Computing (EPIC) style of architecture that is the basis for the IA-64. Dr. Rau's research interests focused on evolving and adapting the EPIC architecture and compiler technologies, and the systolic array technology, to enable the automatic architecting of custom, application-specific, embedded processors.

Dr. Rau was a co-founder of Cydrome Inc. which developed and productized one of the first VLIW mini-supercomputers, the Cydra 5.

He taught at the University of Illinois, Urbana-Champaign, where he was an Adjunct Professor. He held twelve patents, published numerous research papers in the area of VLIW computing, and co-edited a book on instruction-level parallelism. He received his B.Tech degree from the Indian Institute of Technology, Madras, India, and his MS and Ph.D. degrees from Stanford University.

Dr. Rau's primary contributions to Trimaran were to create the environment which enabled the research leading to the development of EPIC, HPL-PD and Elcor, and to forge the research relationships with the University of Illinois and New York University which resulted in Trimaran. He made contributions to Elcor/Trimaran on topics such as region-based compiling, dynamic single assignment (DSA) and expanded virtual registers (EVRs), modulo scheduling, rotating register allocation, and machine description databases for machine description-driven compilation.

Dr. Rau also worked on HP's PICO (Program In, Chip Out) project, whose goal was to develop the capability to take an embedded application and to automatically design highly customized computing hardware that is specific to that application, as well as any compiler that might be needed.

He was a recipient of the ACM/IEEE Eckert-Mauchly Award. He was a Fellow of both the ACM and the IEEE. Dr. Rau passed away in 2002 after losing a long battle with cancer.

LATEST NEWS
How to Evaluate LLMs and GenAI Workflows Holistically
How to Evaluate LLMs and GenAI Workflows Holistically
The Kill Switch of Vengeance: The Double-Edged Sword of Software Engineering Talent
The Kill Switch of Vengeance: The Double-Edged Sword of Software Engineering Talent
Exploring the Elegance and Applications of Complexity and Learning in Computer Science
Exploring the Elegance and Applications of Complexity and Learning in Computer Science
IEEE CS and ACM Honor Saman Amarasinghe with 2025 Ken Kennedy Award
IEEE CS and ACM Honor Saman Amarasinghe with 2025 Ken Kennedy Award
IEEE Std 3221.01-2025: IEEE Standard for Blockchain Interoperability—Cross Chain Transaction Consistency Protocol
IEEE Std 3221.01-2025: IEEE Standard for Blockchain Interoperability—Cross Chain Transaction Consistency Protocol
Read Next

How to Evaluate LLMs and GenAI Workflows Holistically

The Kill Switch of Vengeance: The Double-Edged Sword of Software Engineering Talent

Exploring the Elegance and Applications of Complexity and Learning in Computer Science

IEEE CS and ACM Honor Saman Amarasinghe with 2025 Ken Kennedy Award

IEEE Std 3221.01-2025: IEEE Standard for Blockchain Interoperability—Cross Chain Transaction Consistency Protocol

Celebrate IEEE Day 2025 with the IEEE Computer Society

Building Community Through Technology: Sardar Patel Institute of Technology (SPIT) Student Chapter Report

IEEE CS and ACM Announce Recipients of 2025 George Michael Memorial HPC Fellowship

FacebookTwitterLinkedInInstagramYoutube
Get the latest news and technology trends for computing professionals with ComputingEdge
Sign up for our newsletter