• IEEE.org
  • IEEE CS Standards
  • Career Center
  • About Us
  • Subscribe to Newsletter

0

IEEE
CS Logo
  • MEMBERSHIP
  • CONFERENCES
  • PUBLICATIONS
  • EDUCATION & CAREER
  • VOLUNTEER
  • ABOUT
  • Join Us
CS Logo

0

IEEE Computer Society Logo
Sign up for our newsletter
FacebookTwitterLinkedInInstagramYoutube
IEEE COMPUTER SOCIETY
About UsBoard of GovernorsNewslettersPress RoomIEEE Support CenterContact Us
COMPUTING RESOURCES
Career CenterCourses & CertificationsWebinarsPodcastsTech NewsMembership
BUSINESS SOLUTIONS
Corporate PartnershipsConference Sponsorships & ExhibitsAdvertisingRecruitingDigital Library Institutional Subscriptions
DIGITAL LIBRARY
MagazinesJournalsConference ProceedingsVideo LibraryLibrarian Resources
COMMUNITY RESOURCES
GovernanceConference OrganizersAuthorsChaptersCommunities
POLICIES
PrivacyAccessibility StatementIEEE Nondiscrimination PolicyIEEE Ethics ReportingXML Sitemap

Copyright 2025 IEEE - All rights reserved. A public charity, IEEE is the world’s largest technical professional organization dedicated to advancing technology for the benefit of humanity.

  • Home
  • /Profiles
  • Home
  • /Profiles

Thomas Williams

Award Recipient

Featured ImageFeatured ImageThomas W. Williams is a Chief Scientist at Synopsys. Prior to that Dr. Williams was a Senior Technical Staff Member with IBM Microelectronics Division in Boulder, Colorado, as  manager of the VLSI Design For Testability group, which dealt with design for testability of IBM products. He received a BSEE from Clarkson University, an MA in pure mathematics from the State University of New York at Binghamton, and a Ph.D. in electrical engineering from Colorado State University. Dr. Williams is engaged in numerous professional activities. He is the founder and chair of the annual IEEE Computer Society Workshop on Design for Testability. He is the co-founder of the European Workshop on Design for Testability. He is also the chair of the IEEE Technical Subcommittee on Design for Testability. He has been a program committee member of many conferences in the area of testing, as well as being a keynote or invited speaker at a number of conferences, both in the U.S. and abroad. He was selected as a Distinguished Visiting Speaker by the IEEE Computer Society from 1982 to 1985. He has been a special-issue editor in the area of design for testability for both the IEEE Transactions on Computers and the IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. He has written four book chapters and many papers on testing, edited a book and recently co-authored another book entitled Structured Logic Testing. (with E. B. Eichelberger, E. Lindbloom, and J. A. Waicukauski). Dr. Williams has received a number of best paper awards, including the 1987 Outstanding Paper Award from the IEEE International Test Conference for his work in the area of VLSI Self-Testing, (with W. Daehn, M. Gruetzner, and C. W. Starke), a 1987 Outstanding Paper Award from the CompEuro'87 for his work on Self-Test, a 1989 Outstanding Paper Award (Honorable Mention) from the IEEE International Test Conference for his work on AC Test Quality (with U. Park and M. R. Mercer), and a 1991 Outstanding Paper Award from the ACM/IEEE Design Automation Conference for his work in the area of Synthesis and Testing (with B. Underwood and M. R. Mercer). He is an Adjunct Professor at the University of Colorado, Boulder, and in 1985 and 1997  he  was a Guest Professor and Robert Bosch Fellow at the Universitaet of Hannover, Hannover Germany. Dr. Williams was named an IEEE Fellow in 1988, "for leadership and contributions to the area of design for testability." In 1989, Dr. Williams and Dr. E. B. Eichelberger shared the IEEE Computer Society W. Wallace McDowell Award for Outstanding Contribution to the Computer Art, and was cited "for developing the level-sensitive scan technique of testing solid-state logic circuits and for leading, defining, and promoting design for testability concepts." His research interests are in design for testability (scan design and self-test), test generation, fault simulation, synthesis, and fault-tolerant computing.
LATEST NEWS
How to Evaluate LLMs and GenAI Workflows Holistically
How to Evaluate LLMs and GenAI Workflows Holistically
The Kill Switch of Vengeance: The Double-Edged Sword of Software Engineering Talent
The Kill Switch of Vengeance: The Double-Edged Sword of Software Engineering Talent
Exploring the Elegance and Applications of Complexity and Learning in Computer Science
Exploring the Elegance and Applications of Complexity and Learning in Computer Science
IEEE CS and ACM Honor Saman Amarasinghe with 2025 Ken Kennedy Award
IEEE CS and ACM Honor Saman Amarasinghe with 2025 Ken Kennedy Award
IEEE Std 3221.01-2025: IEEE Standard for Blockchain Interoperability—Cross Chain Transaction Consistency Protocol
IEEE Std 3221.01-2025: IEEE Standard for Blockchain Interoperability—Cross Chain Transaction Consistency Protocol
Get the latest news and technology trends for computing professionals with ComputingEdge
Sign up for our newsletter
Read Next

How to Evaluate LLMs and GenAI Workflows Holistically

The Kill Switch of Vengeance: The Double-Edged Sword of Software Engineering Talent

Exploring the Elegance and Applications of Complexity and Learning in Computer Science

IEEE CS and ACM Honor Saman Amarasinghe with 2025 Ken Kennedy Award

IEEE Std 3221.01-2025: IEEE Standard for Blockchain Interoperability—Cross Chain Transaction Consistency Protocol

Celebrate IEEE Day 2025 with the IEEE Computer Society

Building Community Through Technology: Sardar Patel Institute of Technology (SPIT) Student Chapter Report

IEEE CS and ACM Announce Recipients of 2025 George Michael Memorial HPC Fellowship